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ABSTRACT
COBALT SXLXCZDE CHABACTERXZATXON
By
Donovan Alldredge
Dr. Rama Venkat, Examination Committee Chair 
Professor of Electrical Engineering 
University of Nevada, Las Vegas
Decreasing feature sizes of advanced ULSI (Ultra large- 
scale integrated) devices are driven by a desire for improve 
device performance and an increase in the number of devices 
on a single wafer. Small feature sizes cause increased 
resistance, which leads to degraded device performances. 
Silicides can reduce sheet resistance on poly-silicon lines 
and shallow junctions. The mostly widely accepted silicide 
process. Titanium Silicide (TiSig), was adopted because of 
its low resistivity. Major limitations of TiSiz include an 
inability to form on narrow poly-lines and gate shorting. 
Cobalt silicide is an alternative to TiSiz due to its 
scalability (down to 0.065 jxm̂ ) while providing acceptable 
sheet resistance, better heat cycle immunity, and good 
junction leakage characteristics.
Key factors to be considered for a silicide process 
are: junction leakage currents, film uniformity, junction
1 1 1
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spiking, void formation, sheet resistivity, thermal 
stability, and agglomeration. There are four process 
variables in this study: the first rapid thermal anneal(RTA) 
temperature and ramp rate, the Co and TiN removal time, and 
the second RTA temperature. A 2“*̂ degree fractional 
factorial was applied as a DOE to the four process factors. 
Output responses include low voltage (LV) transistor 
parameters such as sheet resistances, leakage current 
characteristics, breakdown voltages, effective gate lengths, 
and contact resistances.
Data collected shows that there is a good process 
window for a TiN capped CoSiz module. Only the 1̂  ̂and 2"*̂
RTA temperatures had an effect on the transistor parameters. 
Leakage currents and threshold voltages were degraded for 
RTA2 temperatures of 900“C. Saturated drain currents, 
however, were improved by processing at 900“C for the 2"*̂
RTA. Temperatures of 420*C for the 1°̂  RTA are detrimental 
to sheet and contact resistances and device performance. The 
processing combination of 480“C and 700“C for both RTA's 
resulted in reduced diode breakdown voltages and increased 
in diode leakage.
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CHAPTER 1
INTRODUCTION
Why Implement a Silicide?
The development of advanced ULSI (Ultra large scale 
integrated) devices has resulted in the drastic decrease of 
feature sizes. The move toward smaller feature sizes is 
being driven by a desire to improve device performance and 
to increase the number of devices that can be processed on a 
single wafer. One drawback to decreasing feature sizes is 
that it requires shallow junctions to counter lateral 
diffusion and to improve breakdown and leakage 
characteristics. Scaling, the reduction of feature sizes, 
results in narrow poly-silicon lines, which leads to high 
resistance and degraded device performance.
One solution to prevent device degradation is to 
implement a silicide process, which reduces the sheet 
resistance on poly lines and contact/series resistance on 
shallow junctions. A silicide is a metal-like compound of 
silicon and a refractory metal. Some common silicides are 
formed from Molybdenum(Mo) , Tantalum (Ta), Tungsten(W),
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Titanium(Ti) , and Cobalt(Co) . Silicides allow for highly 
uniform contacts with very low sheet resistance. Silicides 
can be incorporated into an integrated circuit (IC) using a 
"Silicide" process, or self-aligned silicide process. In a 
self-aligned silicide process, the silicide is grown 
directly on poly-silicon areas and does not require a 
photolithography mask step, hence the term self-aligned.
Why Cobalt Silicide?
Titanium silicide (TiSiz) is one of the mostly widely 
accepted silicides^. Titanium silicide was adopted because 
of its ability to be easily processed in a manufacturing 
setting and because of its low resistivity. As feature sizes 
continued to decrease, however, a major limitation to TiSiz 
was discovered. Ti is not scalable on narrow poly lines, due 
to difficulty in completing the phase transformation. An 
incomplete transformation results in highly resistive lines. 
Higher temperature processing could be used to transform 
TiSiz on narrow lines, but TiSiz suffers from agglomeration 
at these temperatures. Additionally, TiSiz has the 
possibility of lateral overgrowth, leaving only a small 
process window^.
Cobalt silicide (CoSiz) is an alternative to TiSiz.
CoSiz is scalable for small features (down to 0.065 (im̂ ) and 
provides acceptable sheet resistance for device performance.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
improved heat cycle immunity, and good junction leakage 
current characteristics^. CoSiz is also formed at lower 
temperatures, which allows full transformation to low 
resistivity silicide before agglomeration and high 
temperature degradation of the film occurs^^.
Problems with Cobalt Silicide
A silicide process can be evaluated by several 
characteristics of the silicide film: junction leakage 
currents, uniformity of the film, resistivity of the film, 
thermal stability, and ambient effects^'‘’̂ '̂ °'̂ '̂̂ '̂̂ .̂ 
Controlling junction leakage currents is critical for a high 
performance, saleable device. Therefore, uniformity of the 
film is also important due to the impact it can have on 
junction leakage currents. Additionally, cobalt spikes in 
the junction and void formation also critically affect 
leakage current characteristics and need to be minimized.
The resistivity of the silicide is very important to device 
perfoirmance, especially for the speed of the device. Thermal 
stability of the film and agglomeration effects have an 
influence on the manufacturing aspects of silicide 
formation.
This study will focus on determining the process window 
available for a cobalt silicide module. The issues with 
processing cobalt silicide and the affects on key silicide
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
process parameters have been well documented in the current 
literature, and these issues have been identified in 
industry as well. Chapter II focuses on the key issues 
related to cobalt silicide formation as found in current 
literature. In the literature survey section current 
processing techniques and problems with junction leakage 
currents, film uniformity, agglomeration, resistance, and 
thermal stability are covered. The effects of the ambient 
processing environment are also reviewed. In chapter III, 
experimental design, process experiments, and test 
structures for the cobalt silicide processing are presented. 
The key process variables as well as the parametric test 
methods used to obtain the output response data are also 
presented in this chapter. The results and analysis of 
pertinent output responses, including breakdown voltages, 
threshold voltages, and sheet resistance are presented in 
chapter IV. In chapter V, conclusions of our present study 
regarding the processing window for cobalt silicide are 
presented along with recommendations for future studies.
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CHAPTER 2
LITERATURE REVIEW 
There are several methods available for the formation 
of cobalt silicide, and each of these techniques has an 
affect on one or more of the key cobalt silicide 
characteristics. Various processing techniques are 
introduced and reviewed. An overview of the effects, 
advantages, and disadvantages of each of these methods based 
on junction leakage currents, film uniformity, 
agglomeration, and thermal stability are reviewed.
Processing Techniques 
The fabrication steps for a common cobalt silicide 
process are illustrated in Figure 1. Once the source and 
drain regions, poly-silicon gates, and sidewall spacers have 
been formed, the wafer is processed through a diluted HF dip 
to remove the native oxide. Chemical oxide formation is an 
optional step depending on the process used. Next, the metal 
layer, typically Co, is deposited, but a Co-Ti alloy can 
also be used. The metal layer is then capped by a Ti or TiN 
deposition, and this step is also optional. The wafer is 
then processed using a rapid theirmal anneal (RTA) to start
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
the reaction between Si and Co. The RTA is followed by a 
selective wet etch to remove the cap and excess Co. Finally, 
the wafer is again processed using RTA for the complete 
conversion to CoSiz-
po ly-S i 
S iN
Si-sub.
diluted H F  dip  
(chem ical oxide  
form ation)
pure C o o r C o -T i a llo y  
sputtering [~15nm ]
CP (T iN  cap sputtering)
1st step RTA  
selective w et etching o f 
metal
2nd step RTA
Figure 1. Process flow for cobalt silicide Formation.
C o
%
Reprinted with permission from IEEE ©1998.10
There are several variations in the process stack, the 
layering of materials used for cobalt silicide formation, 
and in the process sequencing, which is the ordering of the 
process steps. Typical stack materials include Co, Ti, TiN, 
and oxides. Some possible stack structures are Co only, Ti 
cap on Co, TiN cap on Co, OME (oxide mediated epitaxy), and 
TIME (Ti mediated epitaxy) . Several process stack options 
are illustrated in Figure 2.
OME and TIME stacks use oxide and Ti, respectively, as 
mediating layers between the Co and Si. The mediating layers
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
slow the silicidation process and result in the formation of 
epitaxial silicide layers. Although the TIME process allows 
for epitaxial films, it suffers from void formation and can 
not be used to grow silicide layers less than 4 0nm thick®. 
The TIME and OME stacks can also be combined with capping 
layers of Ti or TiN. The capping layers are used to promote 
uniformity and to prevent the oxidation of the silicon, 
which can block silicidation. Silicides grown using a 
bilayer stack, such as a Ti or TiN cap, are poly­
crystalline .
Si
Ti
Si Si
TiN
Si
Ti
Ti
Si
Ti
SiO,
Si
TiN
SiO,
Si
Co
Only
TIME Ti TiN TIME w/ OMEw/ OME w/
Cap Cap Ti Cap Ti cap TiN cap
Figure 2. Various process stacks for cobalt silicide 
formation.
The sequence of processing can also be as varied as the 
process stacks. Process sequences include post-junction 
silicidation (PJS)^, implant through metal (ITM)®, and 
implantation-silicidation-anneal (ISA)®. Other processes 
include single-step silicidation and high temperature (HT) 
cobalt deposition. These processing sequences can be
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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combined with any of the processing stacks described above; 
hence, there are a large number of processes available for 
the formation of CoSiz.
For PJS processing, the silicide is formed on top of a 
pre-existing p-n junction. This is the most common silicide 
processing sequence^. In ITM processing, the silicide is 
grown before the junction is created. The dopants are 
implanted through the silicide layer and then annealed to 
form the junction. ISA is similar to PJS processing, except 
that ISA includes an anneal after the silicidation of the 
cobalt film®.
Junction Leakage Currents 
Device realization with CoSiz shallow junctions is 
plagued by large junction leakage currents®. Large leakage 
currents occur randomly across a wafer and vary from wafer 
to wafer^. Several factors that can affect junction leakage 
currents are non-uniformity of the silicide interface^®; 
silicide spikes in the junction®; and the formation of 
voids^^. Processing parameters such as the annealing 
temperature, annealing time, process stack, process 
sequence, and materials used can influence the causes of 
large junction leakage currents.
One possible process step that can reduce leakage 
currents is a pre-deposition sputter clean using either
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
argon or hydrogen. A short clean has several beneficial 
effects on leakage characteristics, but a long sputter clean 
can actually lead to degradation. This is presumably due to 
the introduction of particles by the sputter clean 
process^^. The effects of short and long sputter cleans are 
presented in Figure 1 of the study presented by Q .Z . Hong et 
al
Another method of improving junction leakage is by 
implementing a high temperature (HT) RTP step. A HT RTP step 
reduces leakage, but it also results in an increase of 
source/drain resistance. The leakage current characteristics 
of a HT Co deposition process are presented in Figure 9b in 
the study by Q.Z. Hong et al . In the referenced figure, 
the cumulative probability vs. leakage current plot showed 
similar trends for the high and low temperature RTA steps. A 
HT Co deposition process could be used to decrease the 
junction leakage currents without increasing the 
source/drain resistance^^.
Implementing a TiN cap with the HT Co deposition 
process results in leakage current outliers, data points 
outside a statistical range of the distribution. A 
comparison of the leakage current values for HT and LT Co, 
with and without TiN caps is presented in Figure 12 in the 
study by Q.Z. Hong et al. If the outliers are valid data 
points, then it is obvious when comparing the distributions
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
1 0
(HT no cap, HT capped), that a TiN cap is not needed for HT 
Co deposition^^.
The order of the process steps (silicidation, implant, 
and anneal) also has an effect on the leakage current 
characteristics. Leakage current density vs. processing 
temperature for the Post-Junction silicidation (PJS) 
sequence is plotted in figure 3. The junctions of the PJS 
samples were activated by anneals of 750°C, 900°C, and 
1000°C prior to silicidation. For this process, leakage 
current shows a dependence on the activation anneal 
temperatures®. For PJS samples, a higher activation anneal 
resulted in lower leakage for all process temperatures®. 
This could be due to the higher activation anneal reducing 
the number of defects in the substrate prior to 
silicidation, which reduces Co penetration into the 
junction. The drawback to this process is that the high 
activation temperatures deepen the junctions®.
Leakage current density is dependent on the annealing 
temperature (post-silicidation anneal) for both the ISA and 
ITM processes®. The leakage current characteristics as a 
function of annealing temperature for ISA and ITM samples 
after annealing are shown in figure 4. Samples were 
silicided at 800°C {2^ RTA) .
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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Figure 3. Leakage Current: dependence on silicidation 
temperature for PJS. Reproduced by permission of The IEEE 
®1994
ĉ 10
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>.
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Figure 4. Leakage Current dependence of ISA and
ITM samples on anneal temperature. Reproduced by permission
of The IEEE ®1994.^
Both processes yield samples with smaller leakage 
current values with higher silicidation temperature, with 
the ITM samples exhibiting better leakage current 
characteristics compared to ISA samples. The large leakage
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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current in ISA samples is believed to be caused by deep trap 
levels of Co. The Co moves into the junction by defect 
enhanced diffusion during the silicidation process^.
Leakage current in CoSi2 structures has been shown to 
be dependent on the edge of the structure. Using an 
experimental structure with a smaller silicided area foirmed 
inside a larger junction area, the effect of edge leakage 
was studied^. The silicide edge was 2|j.m inside the junction 
edge for the structure used. Junction leakage currents were 
measured for both rectangular and serpentine structures.
Both types of structures were designed to have identical 
areas and perimeters of 400|i,m and 1920pm respectively^. The 
junction leakage currents of these structures are presented 
in Figure 2 of the study by Chien-Hsiung et al.^
Figure 2 illustrates that the leakage current for the 
serpentine structure is an order of magnitude larger than 
the rectangular structure. From this result, it is obvious 
that the leakage current is not dependent on junction area 
but on the edge (perimeter) to area ratios. This suggests 
that the main source of leakage currents is the perimeter of 
the silicide^.
The explanation for increased perimeter leakage 
currents was obtained by scrutinizing the silicidation 
process. The first rapid thermal anneal causes the cobalt to 
be completely consumed in areas away from the edge. This
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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results in excess cobalt at the edge of the structure due to 
cobalt deposition onto the field oxide and sidewall spacers. 
Further annealing causes the excess cobalt to silicide 
downward at the edge^. This unwanted silicidation at the 
edge is responsible for high leakage currents at the 
perimeter of the structure. This type of silicidation defect 
is very localized and cannot be easily detected by scanning 
electron microscopy (SEMs)^.
One method for reducing edge leakage currents is to 
incorporate a partial reaction process, which requires a 
thick cobalt layer. After a partial reaction step (low 
temperature RTA), a monosilicide (CoSi) film has formed, and 
a layer of unreacted cobalt remains on the entire surface of 
the structure^. The presence of unreacted cobalt allows for 
uniform silicidation at the center and edges of the 
structure during the subsequent anneal. After the partial 
silicidation step, the unreacted Co is removed by piranha 
etch. A final anneal is used to convert the film to CoSi2 . 
The partial silicidation process results in the reduction of 
perimeter leakage currents, but it also results in higher 
CoSi2 sheet resistance due to the lower anneal temperature.̂
Data obtained by Chien-Hsiung Peng et al. showed that 
the partial reaction process exhibited lower leakage 
currents than the single-step process (650°C 30s).̂  
Concentration depth profiles obtained using Auger electron
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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spectroscopy^® showed that the silicide films were thicker 
for a partial reaction process than for the single-step 
process. It is believed that the thickness has an effect on 
the leakage currents. ̂ Samples with deep junctions were also 
processed with the partial silicidation and single step 
processes. Both samples showed very low leakage, and it was 
concluded that the effect of edge leakage is not crucial for 
deep j unct ions.̂
A post silicide anneal can be used to reduce junction 
leakage currents.̂  The effects of increasing anneal time on 
junction leakage is shown in Figure 5. A silicided sample 
annealed at 800°C for 60 minutes had similar leakage 
characteristics as an un-silicided junction. Defect and 
stress curing appear to be the dominant effects during post 
silicide anneals, which reduces the leakage currents.̂
Junction Spiking 
Junction spiking is one known cause of junction leakage 
currents. Spiking has been observed using cross-sectional 
transmission electron microscopy (TEMs) during silicidation. 
A typical spike of a 10-20nm silicide film extends BOnm into 
the junction and is 2-7nm thick with a rounded tip. An 
energy dispersive X-ray spectrum (a tool which utilizes x- 
rays to determine the chemical composition of a substance)
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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analysis performed by Sukegawa et al. showed that the spikes 
are composed of cobalt. ®
J*
-12
Area: 280um“1.85uin‘54units N+ oxox
Pwell-13
O Without Co. 800 C 60 mtn : 
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Figure 5. Arrhenius plot of junction current for silicided 
and un-silicided samples versus post-silicide anneal 
temperature. Reprinted with permission from IEEE ®2000.^
To determine the progression of spike formation, TEM 
images were taken during in-situ heating by Sukegawa et al. 
The initial formation of the spike was not observed due to 
the localization and rapid growth of the spike. The spikes 
are believed to begin forming between 400-425°C during the 
Co-Si reaction. From the TEM images, it was observed that as 
the in-situ heating temperature increased, the spikes 
started to become spherical.̂  The progression of a spike's 
evolution to a spherical inclusion as in-situ temperature 
increases is presented in Figure 6 in the study by Sukegawa 
et al.®
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Si vacancies in the substrate are generated during 
silicidation, and these vacancies enhance the local 
diffusion of cobalt. The enhanced local diffusion of cobalt 
is the likely cause of junction spike formation. It was also 
noted that defects from the implantation during junction 
formation did not contribute to cobalt spike formation.®
Cobalt spikes are minimized during the 2“*̂ RTA and 
correspondingly, the junction leakage currents also 
decrease. It was concluded that junction spikes are one of 
the causes of junction leakage currents.®
Voids
Another source of junction leakage currents is voids, 
which are pockets of vacant space that collect between the 
silicide and the junction. CoSiz formation induces void 
generation at the edge of the field oxide, which causes 
significant junction leakage. Voids are observed to form 
during the 2°*̂  RTA, which causes a rapid migration of Si to 
the CoSiz layer. SEM pictures of void formations during an 
850°C post-silicide anneal for 60 minutes and 90 minutes are 
shov/n in Figure 6 .
As observed in Figure 6 , the void continues to form 
after the silicidation has been completed. This suggests 
that the driving force for void formation exists after 
silicide formation and during the post silicidation
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anneal^^. The silicidation process generates numerous 
vacancies within the Si substrate. The silicidation process 
also results in a tensile stress in the CoSiz layer and a 
compressive stress in the substrate and sidewall spacers. 
Areas under tensile stress required less energy to form 
vacancies than areas under compressive stress. Therefore, 
during the post-silicide anneal, when vacancies were 
motivated to diffuse due to thermal activation, they 
aggregated under the areas of tensile stress. This caused a 
reduction in the tensile stress and in the total energy of 
the system^^.
A numerical simulation of the morphology of void 
evolution during a post-silicide anneal is shown in Figure 
7. The figure illustrates the x and y dimensions of a 
simulated void scaled by the minor axis, R, of the 
approximated semiellipsoid. The numerical simulation is 
driven by the minimization of the internal free energy of 
the system. The simulation shows that as time progresses 
( t  represents arbitrary time values), the void will start to 
become hemispherical. It also shows that extremely long 
voids will become discontinuous at long times and form two 
hemispherical voids. The division of voids into two 
distinctly discontinuous voids is preferred from an 
electrical standpoint because of the reduction in 
resistivity.
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:
Figure 5. Void formation at (a) 60 and (b) 90 minutes
Reproduced by permission of The American Institute of 
Physics ®1999.^^
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Figure 7. Numerical simulation of void transformation 
based on minimization of system free energy. Reproduced by 
permission of The American Institute of Physics ®1999.^^
Uniformity
The uniformity of the silicide layer affects the 
junction leakage characteristics, junction integrity and the 
junction depth. It is important to control the uniformity of 
the layers for high performance devices. Silicide uniformity 
can be improved by utilizing an epitaxial silicide layer.
The TIME (Ti mediated epitaxy) process stack is one option 
for growing epitaxial CoSiz^^. Incorporating a capping layer 
such as Ti or TiN also improves film uniformity^^, but 
results in poly-crystalline CoSiz layers. Other methods of 
improving uniformity include eliminating native oxide before
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silicidation and employing a germanium amorphization implant 
before silicidation^®'. Germanium amorphization implants 
improve silicide unifoxmiity by allowing more uniform cobalt 
diffusion along the small grain boundaries of the cobalt 
silicide. Germanium implants are limited however due to 
increased defects and increased sheet resistance on p+ 
diffusion areas.
While both the Ti and TiN cap processes provided better 
uniformity than an uncapped process, the Ti cap resulted in 
better uniformity than the TiN cap^®. TEM images comparing 
the uniformity of Ti and TiN capped process after a 3 0s,
550°C anneal are presented in Figure 3 of the study by D.K. 
Sohn et al. The improved uniformity of the Ti cap process 
was attributed to the formation of a CoTi layer between the 
Ti cap and the silicide layer. The CoTi layer formed due to 
the ability of Ti atoms from the Ti cap to diffuse into the 
CoSiz l a y e r . T h e  CoTi layer slows the Co-Si reaction and 
resulted in an even silicidation. On the contrary, very few 
Ti atoms can diffuse into the Co layer from the TiN cap due 
to the bonding of the TiN. The CoTi phase was not observed 
in TiN capped samples, and the samples showed less 
uniformity than Ti capped samples.^®
The roughness of initially used layers does not 
necessarily prevent the formation of smooth silicide 
interfaces^. The values of roughness for as-deposited layers
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used in a silicide process are shown in Figure 8 . None of 
the as-deposited layers showed unacceptable initial 
roughness, and note that the substrate is the smoothest 
layer. The RMS (root mean squared) roughness for three 
different processing sequences (ITM, PJS, and ISA) is shown 
in Figure 9. The samples shown used an OME stack with a TiN 
cap and received a BF2 implant. It was observed from Figure 
9 that the ITM samples showed better uniformity than the PJS 
and ISA sam ple s.B y  siliciding first, the silicidation 
takes place on a very smooth silicon surface resulting in a 
uniform silicide. For ISA and PJS, the silicidation takes 
place after the implant, which damages the silicon surface.
p 0.30 3.0a RMS max
COg 0.25- X
T8N
I 0.20 -
Ŝ 0.15 ■
"5
SO,
i 0.05 -
Figure 8 . Initial roughness of as-deposited layers 
used in CoSiz formation. Reproduced by permission of The 
Electrochemical Society ®2000.^
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Reproduced by permission of The Electrochemical Society 
®2000
A comparison of the rms roughness for different process 
stacks: Ti capped, TIME with Ti cap, OME with Ti cap, and 
OME with TiN cap is shown in Figure 10. The ITM sequence was 
used on the samples in this study because it resulted in the 
least RMS roughness. From Figure 10, it is observed that the 
OME stack with a Ti cap resulted in the best silicide 
uniformity before and after implantation. The OME stack is 
known to grow highly uniform epitaxial silicides, and Ti 
caps have been shown to improve silicide uniformity. Oxide 
mediated epitaxy processing can be used with a Ti cap 
processed with ITM sec[uencing to obtain very uniform 
silicide films.
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Figure 10. RMS roughness of various process stacks (a) 
before implantation and (b) after implantation. Reproduced 
by permission of The Electrochemical Society ®2000.'‘
A Co-Ti alloy process (10-20% atomic weight) can also 
be utilized to improve uniformity. The Co-Ti alloy is used 
to deoxidize native oxide on the silicon surface, which can 
cause rough interfaces and junction leakage. Extremely 
uniform epitaxial CoSia layers can be grown with a Co-Ti 
process. The interfacial roughness of the Co-Ti stack was 
only a third of the roughness of a pure Co process. SEM
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images of the silicide interfaces of Co and Co-Ti processes 
are presented in Figure 11. The drawback to the Co-Ti alloy 
was that it required higher processing temperatures to 
achieve minimum sheet resistivity. The dependence of sheet 
resistivities on temperature for pure Co and a Co-Ti alloy 
on bare silicon wafers is shown in Figure 12.
(a) pure Co (b) Co-Ti alloy
Figure 11. TEM comparison of uniformity of (a) a pure Co 
and (b) a Co-Ti alloy process. Reprinted with permission 
from IEEE ®1998.^°
100 100
o*
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(a) pure Co (b) Co-Ti alloy
Figure 12. Sheet resistance of (a) a pure Co and (b) a Co-Ti 
process. Reprinted with permission from IEEE ®1998.^°
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The minimum resistivities on the graphs in Figure 12 
represent the final transformation of Co to CoSi2 - An X-ray 
analysis ( 2 0  vs. intensity) of samples processed using pure 
Co and Co-Ti alloy is shown in Figure 13. For the Co only 
process, the CoSi phase disappeared above 750°C indicating 
that the conversion to CoSi2 had been completed. This also 
corresponds to the minimum resistivity plot for pure Co in 
Figure 12. For the Co-Ti alloy, the CoSi phase was still 
present at 750°C. The final transformation was completed at
850°C. 10
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Figure 13 . X-ray diffraction spectra of CoSi% films for (a) 
pure Co and (b) Co-Ti alloy processes. Reprinted with 
permission from IEEE ®1998.^°
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A post-silicidation anneal also improves uniîormiey ©£ 
the CoSin/si interface. The silicide interface was observed 
to be smoother with prolonged post silicidation annealing, 
but agglomeration (described in the next section) of the 
film imposed an upper limit on the thermal budget (total 
heat cycling available before thermal stresses become too 
severe) of the process.
Agglomeration 
Agglomeration is a thermal defect associated with 
silicide films. High temperature© cause thermal grooving and 
agglomeration, which in turn leads to increased sheet 
resistance. Therefore, sheet resistance can be used as a 
measure of agglomeration. Agglomeration causes the Coglg to 
re-crystallize along grain boundaries of poly=silicon and 
react with the gate oxide. This causes degradation of the 
oxide and hence makes it a reliability issue.
The use of a nitrogen implant is one technique proposed 
to reduce the effects of agglomeration. Films that received 
N2+ implants showed lower sheet resistance at higher anneal 
temperatures.^'* The sheet resistances of several samples for 
increasing anneal temperatures are shown in Figure 14. 
Nitrogen implantation reduced agglomeration, but increasing 
Na dose can also result in increased sheet resistance.*'*
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Using a Ti cap can also help to reduce the effects of 
agglomeration.*'^ The secondary ion mass spectroscopy (SIMS) 
profiles of Ti concentration into CoSi2 due to diffusion for 
a Ti and TiN capped process are shown in Figure 15. SIMS is 
a destructive measurement tool that determines the amount of 
impurities, or dopants, in a solid by sputtering the 
material and analyzing the ionized atoms with a mass 
spectrometer. It is evident that for a Ti cap process, 
there is a higher concentration of Ti atoms in the CoSi2 
layer. The Ti atoms diffuse into the grain boundaries of the 
silicide layer and close the fast diffusion paths. This 
results in the retardation of the agglomeration process.*"^
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Figure 14. Sheet resistance of Nitrogen implanted samples 
vs. annealing temperature. Reproduced by permission of The
IEEE ®1994. 14
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Figure 15. SIMS profile of Ti diffusion into CoSi2 for Ti 
and TiN capped processes. Reproduced by permission of The 
American Institute of Physics ®1998.*'^
Resistance
Processing stacks and techniques have an effect on the 
resistance properties of the CoSi2 films. Resistance 
properties in electronic materials are measured using sheet 
resistance, which is expressed as a dimensionless value 
(ohms/square) by dividing the resistance by an equal 
length/width. This allows for easy resistance comparisons 
between structures of differing materials and geometry's. A 
comparison of the dependence of sheet resistance 
(ohms/square) on linewidth (0.25 pm to 1.0pm), where 
linewidth is the physical width of the feature, for Ti and 
TiN capped processes is shown in Figure 16. Maex et al.
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observed that the sheet resistances of the Ti capped samples 
were independent of linewidth. No linewidth dependence is 
obseirved on poly-silicon runners for Ti capped samples down 
to 0.125pm. On the contrary, the TiN capped samples showed a 
distinct linewidth dependence below 1 ®*̂ rapid thermal anneal 
(RTAl) temperatures of 550°C.^ The observed linewidth 
dependence may be due to an inability of Co to convert 
completely to CoSia- Despite the linewidth dependence of 
sheet resistance in the TiN process, the TiN process can be 
used to lower the gate resistance for linewidth dimensions 
less than 0.065 pm^.^
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Figure 16. Linewidth dependence of a TiN and Ti capped 
process for various RTA temperatures. Reproduced by 
permission of The IEEE ®1999.̂
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The sheet resistance for Ti and TiN capped samples is 
also dependent on the rapid thermal anneal temperatures. The
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sheet resistances of Ti- and TiN-capped samples vs. RTA 
temperatures are shown in Figure 17. In Figure 17, the sheet 
resistance is presented as measured after the 1®*̂ RTA step 
(RTAl) as a function of the 1̂  ̂RTA temperature. The sheet 
resistance is again plotted as a function of RTAl 
temperature after the 2"*̂  RTA (RTA2) step (750°C for 3 0 
seconds) has been completed. The RTAl temperature controlled 
how much Co is converted to CoSi, and the RTA2 temperature 
controlled the final conversion to CoSia- This 
transformation between phases is what controls the sheet 
resistance of the silicide film.
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Figure 17. Rg versus 1®*̂ RTA temperature for Ti and TiN 
capped processes after (a) 1®*̂ RTA and (b) 2°^ RTA. 
Reproduced by permission of The American Institute of 
Physics ®1998.^^
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For the TiN capped process, the sheet resistance was 
constant up to 500°C and drops significantly at temperatures 
above 550°C. For the Ti-capped process, a higher processing 
temperature of 600°C was required to lower the sheet 
resistance. One study also showed that the sheet resistance 
of a 15nm Ti capped sample was 30% higher than a 25nm TiN 
p r o c e s s . T h e  Ti-capped sample had a thinner silicide film 
due to the diffusion of Ti atoms into the silicide, which 
slowed the reaction. This difference in thickness between 
the Ti-capped and TiN-capped processes accounted for the 
variation in the sheet resistance of the samples.
The use of a high temperature Co deposition has 
been observed to decrease the sheet resistance of the 
silicide. As the substrate temperature was increased, there 
was a corresponding decrease in sheet resistance. A vacuum 
anneal can be used in conjunction with the high temperature 
Co sputtering to minimize linewidth dependence down to 
0.15|J.m.̂  ̂The linewidth dependence of a high temperature Co 
deposition process (300°C and 450°C) with an in-situ vacuum 
anneal (5 minutes at 450°C) is shown in Figure 18.
The sheet resistance of CoSi2 was reduced as the vacuum 
annealing time was increased. The study by K. Inoue et al. 
showed that the majority of the improvement occurred in the 
first 5 mi n ut e s. A ft e r  the in-situ vacuum anneal, no 
unreacted Co was observed in TEM images. This suggested that
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more CoSi or Co2Si was initially formed, which resulted in 
the formation of increased amounts of CoSiz. The high 
temperature Co deposition process is suited for shallow 
junction applications because it allows for the growth of
thin CoSi2 films with low resistivity 15
..i -t-vacuum anneal
(5 m In.)
J i i 5__? i -L
0.1
io
«5 ID *
oo
CO
iio-
Wpoly (fxm )
P-P^Wfustoin layer
per:
! 44 Ê 4SO-C
' '.i-vacuum anneal
! | j f ,
10
s
CO io‘
-|—^ASO^c:_i 4-v a c u u m  anneal _
\ (Smin.); I - i___i__i_L_
0.1
wpoly (i-ino)
—   T" Î «
&
ia  io’O)ce
:N^SfftJs'iori layer
^  -T-r-?---- — —  --j-“- Î f 4-
* ;
Q>
CO  io‘
 I t-vacuum anneal
I I I I n  (5min.)
0.10-1 1 10
Wdîff Wdiff CMrn)
Figure 18. Sheet resistance linewidth dependence for HT Co 
deposition with a 5 minute vacuum anneal. Reproduced by 
permission of The IEEE ®1995.^^
For a TiN process, the sheet resistance increased as 
the 1®*̂ RTA temperatures increased above 400C°C due to the 
formation of CoSi. At temperatures between 460°C and 560°C 
the sheet resistance became constant. As the RTA temperature 
exceeded 580°C, resistivity decreased as the final 
transformation to CoSi2 began. At temperatures above 600°C,
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the resistance remained constant as the transition was 
completed.® This dependence of sheet resistance on the 
process temperature (1®*̂  RTA) represented the transitions of 
the Co to CoSiz. At 400°C Co began to react with silicon to 
form CoSi or CozSi, which caused an increase in the sheet 
resistance. At 450°C, the Co has been consumed and CozSi 
transitions to CoSi, which results in a constant sheet 
resistance. At 550°C, CoSi began to transition to CoSiz. 
which explained the drop in sheet resistance. At 60 0°C the 
reaction was completed. The change in sheet resistance as a 
function of processing temperature is presented in Figure 4 
from the study by W.S. Yoo et al.
Thermal Stability 
The thermal stability of the silicide film is important 
because of the high temperatures used during the rest of the 
processing of the wafer. If the thermal stability is weak, 
there will be a degradation of the film during the high 
temperature processing steps. The use of a Ti cap improves 
the thermal stability of CoSiz. No degradation was observed 
for a Ti capped silicide down to 0.15 jo.m after a 30 minutes 
850°C heat treatment. The sheet resistances of TiN and Ti 
capped silicides after the heat treatment are shown as a 
cumulative percent plot in Figure 19. Cumulative percent 
plots show the percentage of data points (y-axis) that fall
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below a particular value (x-axis) . The TiN capped silicides 
showed less uniformity and higher sheet resistance after the 
heat treatment. The degradation of the TiN capped sample 
relates to the issue of agglomeration. No Ti diffused into 
the silicide to prevent the agglomeration of the silicide. 
This caused the sheet resistance to increase after high 
temperature processing.
« 40
0.15
^  10 n+-gate
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Sheet Resistanee (ohms/sq.)
Figure 19. Cumulative percent plot of sheet resistance of Ti 
and TiN capped processes after a 30-minute 850 °C heat 
treatment. Reproduced by permission of The American 
Institute of Physics ®1998.^®
Epitaxial layers provide very good thermal stability 
due to the lack of grain boundaries and can be used in 
applications that require high temperature processing.® 
Processes such as TIME, OME and the Co-Ti alloy processes 
can be used to grow epitaxial silicide layers.
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Ambient Effects 
The formation of CoSiz can be adversely affected by the 
ambient environment in which it is grown. Some CoSiz 
processes, OME for example, are extremely sensitive to the 
presence of oxygen and moisture. The 1®*̂ RTA is the most 
critical step with respect to ambient contamination because 
of the initial formation of CozSi during this step.
The presence of a thin native oxide can inhibit and 
even prevent the formation of cobalt silicide. Oxygen or 
moisture contamination can drive the native oxide to become 
thicker during the silicidation process. Eventually the SiOz 
film will become thick enough to block the diffusion of 
cobalt, which is essential for cobalt silicidation. If 
cobalt can not diffuse into Si due to the increasing 
thickness of the SiOz, silicidation can eventually get 
completely halted.®
Because of the effects of oxidation, attempts to form 
silicides using conventional furnaces have failed. RTF 
systems, however, provide cold loading of wafers, which 
minimizes oxidation before the silcidation. In a good RTF 
system, the wafer provides the largest source of Oz and 
moisture contamination. Native oxides on the wafer can 
release significant amounts of moisture, especially after an 
HP clean.®
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The use of a Ti or TiN cap can reduce the effects of O 2 
contamination. The O2 concentration during an RTP cycle for 
Ti and TiN capped processes is shown in Figure 20. The 
contamination levels were shown to instantly drop when using 
a Ti cap, but with a TiN cap, the levels were not reduced 
until the end of the cycle. A Ti cap acts as an oxygen 
scavenger, and can be used to minimize the effects of 
external and wafer contamination. A Ti cap also plays a role 
in reducing Si0 2  during silicidation. ̂ Both Ti and TiN caps 
block O2 contamination and result in the formation of high
quality poly-crystalline silicides. 11
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Figure 20. Oxygen contamination in RTP chamber for Ti and 
TiN capped samples. Reproduced by permission of The IEEE
© 1999 .3
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Literature Survey Summary 
There are several processing techniques available for 
implementing a cobalt silicide. The processing steps can be 
re-ordered and the process stack materials can also be 
manipulated to vary the silicide's physical and micro- 
structural characteristics. Junction leakage currents can be 
affected by pre-silicidation cleans, post-silicidation 
anneals, cobalt deposition temperature and silicidation 
temperatures. Junction spiking and void formation, presumed 
causes of junction leakage currents, are very dependent on 
the processing temperatures and the mechanical stresses 
present in the silicide. The uniformity of the silicide film 
can be controlled by the stacking layers, the ambient 
processing environment, and the processing sequence. 
Agglomeration of the silicide can be reduced by using 
epitaxial layers, introducing a nitrogen implant, or by 
using a Ti-cap. Sheet resistance and contact resistance are 
also very dependent on processing temperatures. A summary of 
processing techniques and the resulting effects is presented 
in Table 1.
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Table 1. Summairy of processing techniques and 
effects on key characteristics.
the
Processing
Technique
Uniformity Leakage
current
Sheet
Resistance
Agglomérat ion
Ti Cap Improves 
over TiN 
cap
Higher than 
TiN
Improves
TiM Cap Improves Linewidth
dependence
HT Co
deposition
Decreases Decreases
ITM Improves
PJS Decreases
Co-Ti alloy Improves High temp 
to reduce
Post-
silicidation
anneal
Improves
OME Improves - 
Epitaxial
Decreases Improves
TIME Improves - 
Epitaxial
Decreases Improves
Sputter
Clean
Decreases
Nitrogen
implants
Increases 
with dose
Improves
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CHAPTER 3
EXPERIMENTAL DESIGN 
The purpose of this study is to investigate the process 
window available for a TiN-capped CoSiz module for 
manufacturing purposes. Although the use of a Ti-cap can 
provide several benefits over a TiN-cap '̂'*'̂ ^'̂ ^, the Motorola 
standard uses a TiN-cap, which will be used in this study. 
Additionally, the use of a Ti-cap presents difficulties when 
trying to strip the capping layer and the unreacted cobalt. 
The key steps investigated include the 1̂  ̂ rapid thermal 
anneal (RTAl), which initiates the silicidation, the clean 
used to remove excess TiN and Co, and the 2^^ RTA (RTA2) , 
which completes the conversion of cobalt to the more stable, 
less resistive CoSi2 .
The processing variables investigated are the ramp rate 
and temperature of the RTA step, the time of the clean 
during the TiN and cobalt removal, and the temperature of 
the 2°*̂  RTA step. The experimental cell combinations of the 
design of experiments (DOE) used are listed in Table 2. A 
DOE is a statistical approach to defining an experiment in 
order to obtain statistically sound data regarding the 
output responses. The experimental cells within the DOE list
39
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the levels, or values, of each of the variables and the 
wafer numbers that these values are being applied to. The 
wafers were distributed randomly across the experimental 
cells to minimize the effect of wafer to wafer variations.
Table 2. Design of experiment.
Split
Group
RTAl
Ramp
(°C/s)
RTAl
Temp
(°C)
Strip Time 
(Min)
RTA2 Temp 
(°C)
Wafer #
A 5 420 1 0 700 4,11,18
B 5 420 30 900 1,9,16
C 5 480 1 0 900 3,15,22
D 5 480 30 700 5,8,25
E 25 420 1 0 900 13,21,24
F 25 420 30 700 2, 17
G 25 480 1 0 700 7,12,14
H 25 480 30 900 20,23
I
(standard)
15 450 15 810 6,10,19
The DOE was designed using JMP software, distributed by 
the SAS Institute Inc. using a fractional factorial 
approach with four factors and a center point. A fractional 
factorial is one of several classic DOE techniques 
available, and is often used as a screening study to 
determine the main factors for future experiments. A 
fractional factorial design was selected to minimize the 
number of cells required. With four two-level variables, a 
full factorial would require 2 “̂ experimental cells, but 
would provide information on all possible variable 
interactions. A fractional factorial reduces the number of
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cells required, but by doing so, the effects of some of the 
variable interactions become indistinguishable^^. Because 
the fractional factorial cannot distinctly determine which 
variable interactions uniquely affect the output responses, 
it is necessary to use an aliasing sequence, which equates 
specific variable interactions to each other.
Two-way interactions, the interaction of two variables
with each other, must be selected as part of the design.
This pre-determines which experimental cells, or variable
combinations, are required. The choice of two-way
interaction aliasing determines which of the 2“̂ DOE cell
combinations will be used but does not have any effect on
the data collected. The aliasing structure for this
experiment is given as follows and corresponds to the
experimental cells listed in Table 2 :
RTAl Temp*RTAl Ramp = Strip Time*RTA2 Temp 
RTAl Temp*Strip Time = RTAl Ramp* RTA2 Temp 
RTAl Temp*RTA2 Temp = RTAl Ramp* Strip Time
Because the effects due to these two-way variable
interactions are indistinguishable, they are equated such
that an assumed dominant interaction is paired with a less
likely interaction. For example, it is suspected that the
interactions between RTAl temperature and RTAl ramp rate are
more likely to have an effect on the output responses than
the strip time and RTA2 temperature. Therefore, by equating
these specific variable interactions, any deviation
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attributed to these interactions through the DOE analysis 
are assumed to be caused by the dominant interaction, RTAl 
temperature and ramp rate. Details of DOE's and fractional 
factorials are found in reference 17.
Experimental Processing
This experimental study was conducted on a standard 
0.25|j,m logic process technology using a dual gate transistor 
structure. The key features of this technology are : trench 
isolation; retrograde wells; 50 Â gate oxides ; 2000 Â  poly­
silicon gates; 600 Â nitride spacers ; cobalt silicidation; 
and local interconnects (LI). Trench isolation is achieved 
by etching a trench into the silicon substrate and back 
filling with a dielectric material using chemical vapor 
deposition (CVD). Trench isolation is utilized to improve 
intra-well isolation, inter-well isolation, and field 
threshold voltages, while maintaining low costs. Local 
interconnects are employed to improve the metal routing 
efficiency and the size of the embedded static random access 
memory (SRAM) cells. LI bars can be formed from silicide and 
are used to provide a direct connection between poly-silicon 
and diffusion areas, eliminating the need for large area 
contacts.
Before the Co deposition, the wafers were cleaned with 
an HP based wet solution to remove the native oxide. The Co
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deposition (lOOÂ) was performed after the wet clean 
according to the experimental splits. The Co layer was 
capped with a 15nm TiN layer. The wafers were annealed in 
RTAl to begin the silicidation. The excess TiN and Co were 
removed using an H2SO4 /H2O based solution administered at 
various times. A 2“*̂ RTA completed the silicidation of the 
CoSi2 film. Processing of the wafers is then completed using 
the Motorola Inc. standard CMOS backend, three-layer metal 
process.
Test Structures 
Breakdown voltage parameters were measured from a
nominal 25x0.28pm^ low-voltage transistor. A schematic 
drawing of a nominal low voltage transistor is presented in 
Figure 21. For drain to source measurements, the breakdown 
voltage (BVDSS) is defined as the voltage applied at the 
drain terminal that results in 1.25nA/jj.m^ of leakage current 
between the drain and source. For this test, the gate 
voltage (Vg) , substrate voltage (Vsut) , and source voltage 
(Vg) are set to ground voltage, while the drain voltage (V<j) 
is ramped (staircase) until the specified drain current is 
achieved. This measurement is conducted for both n- and p- 
doped devices. The breakdown voltage is also measured for n+ 
to p-well and p+ to n-well diodes. To measure this voltage.
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a pre-defined current is forced through the structure, and 
the developing voltage is measured as the breakdown voltage.
Silicided Gate Nitride Spacer
Silicided Source Silicided Drain
Poly-silicon Gate Oxide
n+/p+ Diffusion 
region P - substrate
Figure 21. Schematic Drawing of a standard low voltage 
transistor used to measure output responses.
Drain-to-source saturation currents (Idsat) were 
measured on a 25x0.28(j.m^ nominal transistors and are 
expressed as a current per width (A/|im) . The saturation 
currents were measured for both n- and p-channel devices.
The Idsac values were obtained by measuring the current 
between the drain and source terminals, while the device was 
operating in the saturated region : Vg=Vd=2 . 5V and Vgub=Vs=OV.
Leakage currents from local interconnect (LI) bars were 
measured for n- and p-channel devices on a nominal 
25x0.28pm^ transistor. The LI leakage currents are reported 
in units of log of amps per jam (Log A/pim) . For LI leakage 
current measurements, the gate is grounded to turn the 
device off, while 2.5V is applied to the drain of the
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transistor. The developing leakage currents are then 
measured between the second poly-silicon layer and the LI 
bars. This measurement is repeated for both short and long 
LI bars. Long LI bars can be used to connect a block of 
transistors, like in an array of memory, while short LI bars 
are often used for connecting a few transistors as in the 
formation of logic gates. The layout of the test structures 
for short and long LI bar leakage current measurements are 
presented in Figures 22 and 23. As observed in Figure 22, 
the short LI bar is used to connect single structures 
crossing over active areas. In Figure 23, however, the long 
LI bar connects several structures, while traversing several 
active areas.
Diode leakage currents of n+ diffusion to p-wells were 
measured on the standard low-voltage transistor. The leakage 
paths from the diffusion regions to the substrate can be 
observed in Figure 21. The diode leakage current is defined 
as the resulting leakage current between the n+ diffusion 
area and the p-well substrate when 2.5V is applied across 
the drain and source regions. The results are reported in 
log of amps (log A ) .
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Poly2
46
nitride polyl poly2 LI cont ml plyl access
Figure 22. Test structure for short LI bar leakage current 
measurements to the second poly-silicon layer (poly2 ).
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r r  r
n it r id e p o ly l p o ly 2 LI c o n t p ly l  access
Figure 23. Test structure for long LI bar leakage current 
measurements to the second poly-silicon layer (poly2 ).
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The effective length (Leff) of the transistor gates were 
measured for both n and p-channel devices, and are made on 
the standard 2 5x0.28pm nominal transistor. The test method 
used is a common Leff measurement technique and a Motorola 
standard that involves extracting Bo (Bo = KWeff/Leff is the 
gain of the transistor, K is a material constant and Leff and 
Weff are the effective length and width of the transistor) 
from a particular set of current-voltage curves. The Leff can 
be obtained from a plot of l/Bo and compared to the drawn 
Leff, an example of which is shown in Figure 24. The 
effective gate length is then calculated as 1/Bq divided by 
the slope of the line.
Drawn
measure Leff.
The resistance of various contacts was measured on 
0 .35x0 .35fo.m̂  structures. Measurements were taken for the 
metal 1 layer (Ml) to n+ and p+ diffusion areas and for Ml 
to n-doped poly-silicon (NPLY) and p-doped poly-silicon
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(PPLY). The measurements were taken on a contact chain, or 
repeated element structure, and hence, the values are 
expressed as ohms/number of contacts. Sheet resistance 
measurements were also taken for the cobalt silicide. Four 
sheet resistance meaurements were taken: p+ and p+ diffusion 
areas and NPLY and PPLY areas. The diffusion area 
structures are lOxlOOpm^ and the poly-silicon structures are 
0 .28xl00|j.m^.
Threshold voltages (Vt) were obtained for n- and p- 
channel devices on two different structure sizes : 25x0.28(J.m^ 
and 25x25|j.m̂ . The Vt measurement is a linear region 
(operating region of the transistor) measurement and was 
obtained by applying 0.IV to the drain terminal of the 
transistor, while sweeping the gate voltage (Vg) from 0 to 
2 . 5V and measuring the drain current ( I<j) . The maximum 
transconductance (ĝ ) was calculated from the slope of the 
Id-Vg curve. The threshold voltage is then calculated from 
the X - intercept on the Vg axis of a tangent line on the I<j-Vg 
curve evaluated at maximum ĝ -
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CHAPTER 4 
RESULTS AND DISCUSSION 
Data Format
The resulting data from the output responses are 
presented using plots generated using JMP software. The 
plots make use of mean diamonds and mean dots, quantile 
boxes, standard deviation bars, and error bars. The mean 
diamond is used to illustrate the mean of the sample as well 
as the 95% confidence interval using a diamond shape. Mean 
dots also illustrate the mean of the sample by centering a 
dot at the sample mean. The quantile box is a visual 
representation of the distribution of the sample's data. The 
quantile box shows the 25*̂ '̂ and 75*̂  ̂quantiles as the end of 
the quant ile box, and the 50*̂  ̂quant ile, or median, as a 
line inside the quant ile box. The 10*̂  ̂and 90*̂  ̂quantiles are 
marked as lines below and above the quant ile box. The error 
bars are placed one standard error above and below the 
sample group mean and are illustrated by solid lines 
extending from the mean dot. Similarly, one standard 
deviation above and below the sample is marked using a 
dashed line. Below each JMP generated plot, is a table
50
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listing the sample size, mean, standard deviation, and 
standard error, of each experimental split. An example of a 
JMP generated plot is provided in Figure 25.
90th quanti le
Mean Diamon75 quantile
50 ■ confidence
a.
erw 
bar ■30 - 'standard
deviation
Mean
dot20 -
25 quantile
10th quantile
Group CGroup ft Group B
Example Groups
(atauaiaspOwBiBit j
UKl Niofiei Oeai SO Du SOSrUtai
Group A to 25.8000 15.7818 40907
Groq> B to 27.4000 200122 80284
Group C 10 481000 17.7514 5.8135
Figure 25. Example plot of formatting used to report output 
response results.
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Threshold Voltages 
The threshold voltages (Vt) of the devices measured 
showed negligible deviations for most cases. The threshold 
voltages of the 25x0.28{im^ p-channel devices are shown in 
Figure 26. This Vt parameter was the only one that showed a 
statistical difference among the experimental splits. In 
particular, splits B, C, E, and H exhibited a reduction in 
the threshold voltage values of approximately 3 0mV.
Referring to Table 1, it is noted that these splits 
correspond to the wafers processed at 900“C during RTA2. The 
shift in p-type threshold voltages can possibly be 
attributed to the diffusion of the p-dopant, boron, at the 
high processing temperature.
It appears that the boron diffuses into the Si and 
laterally, which makes the junction deeper and shortens the 
transistor channel, respectively. A shortening of the 
channel for p-devices would allow those transistors to turn 
on at a lower threshold voltage as observed previously in 
Figure 26. The experimental data for threshold voltages of 
25x0.28pm^ n-channel devices are shown in Figure 27. For the 
n-type devices, no reduction in threshold voltage was 
observed, even for the high temperature RTA2 splits (B, C,
E, and H ) .
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Group E 15 -0.50644 0.037612 0.00971
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Group G 15 -0.53381 0.010094 0.00261
Group H 10 -0.48011 0.012834 0.00406
Group I 15 -0.52937 0^)11658 0.00301
Figure 26. Threshold voltages of 25x0.28jJ.m p-channel devices 
by experimental split.
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Figure 27. Threshold voltages of 25x0.28fitn n-channel devices 
by experimental split.
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The intrinsic diffusion coefficient of boron in 
silicon, Db ,̂ and phosphorous in silicon, Dp̂ , at 900 °C is 
3.2E'^° cm^/sec (activation energy of -3.46eV) and 1.23E'^° 
cm^/sec (activation energy of -3.66eV.), respectively.^^ 
Boron diffuses as a negative atom, and therefore can move 
through interactions with neutral and positively charged 
vacancies, while phosphorous diffusion is controlled by 
interactions with neutral vacancies only. The activation 
energy for boron diffusion is also lower than that of 
phosphorous, therefore, more boron atoms will be motivated 
to move at 900 °C. The high RTA2 processing temperature and 
the stress caused by the formation of the silicide 
(generating numerous vacancies) may be causing the p- 
dopant, boron, to diffuse faster than the n-dopant, 
phosphorous. This conclusion seems to be supported by the 
threshold voltage data (Figures 26 and 27). For a repeatable 
process and to meet design criteria, it is undesirable to 
have a large shift in threshold voltages. To avoid the 
observed shift in the 25x0.28|i,m^ p-channel devices, it would 
be necessary to process below 900°C for RTA2.
Effective Gate Length 
The effective gate lengths, Leff, of the p-channel 
devices show a slight shift down for experimental splits B,
C, E, and H. Again referring to table 1, it is evident that
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these splits were all processed at 900°C for RTA2. The Leff's 
of p-channel devices for each experimental split are shown 
in Figure 28.
0.30
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« 0:270)o
-g 0.26
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o  0.25
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S  0.24
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Ü 022 lU
021
Group A  Group B Group C Group 0 Group E 
Split
Group F Group G Group H Group I
tu«a» aid SU DtuBOoM Z)
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Group A 15 0254847 01)18380 0.00475
Group B 15 0242853 0D13433 0.00348
Group C 15 0243427 0.012600 0.00325
Group 0 15 0252033 0.016344 0D0422
Group E 15 0238887 0D13796 0.00356
Group F 10 0243210 0.016151 0.00511
Group G 15 0252340 0.011277 0DD291
Group H 10 0238700 0D13798 0D0436
Group 1 15 0258100 0D14236 0D0368
Figure 28. Effective gate length for p-channel devices by 
experimental split.
The four 900°C RTA2 experimental splits showed 
deviations of approximately 15nm (B,C) and 19nm (E,H). This
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shortening of the channel, or decrease in Lgff, correlates 
with the model previously proposed for variations observed 
in threshold voltages for p-channel devices. The Lgff for p- 
type devices is shortened due to the diffusion of boron 
under the gate of the transistor. A schematic drawing 
illustrating this shortening of the channel is presented in 
Figure 29. Lgff data for p-channel devices supports the 
theory that the diffusion of boron under the silicide^^ at 
900°C is greater than the diffusion of phosphorous^^. The 
fact that no reductions are evident for Lgffg of n-type 
devices is consistent with the model.
Silicided Gate Nitride Spacer
Silicided Source Silicided Drain
p+ diffusion region n-well
p - substrate
(a)
Silicided Gate Nitride Spacer
Silicided Source Silicided Drain
p+ diffusion region n-wel1
P - substrate
<b>
Figure 29. Lgff for (a) standard processing and (b) reduced 
Lgff due to lateral diffusion of Boron.
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The shortening of the channel in p-devices can result 
in increased saturated drain currents, leakage currents, and 
non-constant saturation current, Idsaĉ  with drain to source 
voltage. The saturated drain to source currents per width of 
p-type devices for various experimental splits are shown in 
Figure 30. Saturated drain-to-source-currents, Idsac, of p- 
type transistors exhibited an increase for high temperature 
processing during RTA2 (splits B, C, E, and H) . This 
observation correlates well with the observation of smaller 
p-channel Lgf f 's for these splits. As Lgff decreases, the 
distance that carriers are required to traverse between the 
source and drain regions decreases. This increases the 
probability that the carriers will move successfully between 
the source and drain resulting in more carriers moving 
between the source and drain. This is directly seen as an 
increase in Idsac -
Since the saturated drain current represents the amount 
of drive current the transistor can supply, an increase in 
Idsac is not necessarily a detrimental shift. Idsac can be 
used as a screen to indicate that other parameters have also 
shifted, like effective gate length. Idsac of n-channel 
devices showed no deviations for the various experimental 
splits related to no variations observed in Lgff's.
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Leakage Currents 
Larger leakage currents to LI bars for higher RTA2 
temperature splits for p-type transistors are observed in 
Figure 31. This observation is also in agreement with the 
reduction seen in Lgff and the increase seen in Idsat for p- 
type devices due to short channel effects. As Lgff decreases 
there is a corresponding increase in Idsac- With more current 
flowing, it is more likely that carriers will find a leakage 
path to the LI bars. This can be observed in the schematic 
drawing of an LI bar presented in Figure 32. The LI leakage 
current shows good correlation to decreasing Lgff, as shown 
in Figure 33. No leakage effects in literature were tied to 
high temperature processing, but none of the references 
reported leakage to local-interconnect structures.
Large leakage currents are undesirable for high 
performance devices due to increased power consumption. 
Therefore, to avoid large leakage currents, it is necessary 
to keep the RTA2 temperature below 900°C.
The leakage currents (log of A) of n+ diffusion to 
p-well diodes for each split are shown in Figure 34. Diode 
leakage currents from the drain/source regions to the 
substrate are obseirved to be larger for splits D and G. This 
result indicates that processing at 480°C for RTAl and 700°C 
for RTA2 caused an increase in diode leakage.
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Figure 30. The saturated current from drain to source for p- 
channel devices by experimental split.
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Figure 31. Leakage current (Log of Amps) of LI bars for p- 
channel devices vs. RTA2 temperature.
Silicided Gate Nitride Spacer
LI BarSilicided Source
Poly-silicon Gate Oxiden+/p+ Diffusion 
region TrencĥIsolationp - substrate
Figure 32. Schematic drawing of a low voltage transistor 
with LI bar connection.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
62
-10.5
§•
<DC§_c?o.
5
-12.5
I
5
-13.0
.22 .30
Leff of P-channel devices (urn)
Figure 33. Correlation of LI leakage to reduced p-channel 
effective gate lengths.
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Figure 34. Diode leakage current of n+ to p-well at the 
field edge by experimental split.
The RTA temperature controls the initial reaction 
between cobalt and silicon during silicidation.® By 
processing at 480°C during this step, more Si should be 
consumed during the silicidation because the RTAl 
temperature controls the reaction between cobalt and 
silicon. RTA2 processing is used to convert phases of CoSi 
to CoSi2 - Thus, the thickness of the silicide is dependent
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not only on RTA2 temperature, but also on RTAl temperature. 
Because the junction is formed prior to silicidation (PJS), 
increased consumption of Si during the silicidation process 
actually consumes part of the junction resulting in a 
shallower junction than the one formed. The shallow junction 
can lead to increased diode leakage due to void formation or 
junction spiking.
Based on this model, all four splits processed at 480°C 
should have shown an increase in diode leakage currents. 
However, only the lots processed at 700°C for RTA2 showed 
increased diode leakage. As obseirved in Figure 2 6  related to 
threshold voltages, processing at 900°C for RTA2 appears to 
deepen the junctions of p-channel devices possibly due to 
the fast diffusion of boron. The deepening of the junction 
by boron diffusion may compensate for excess consumption of 
Si and result in no net increase in junction depth. Thus, 
there is no increase in the observed diode leakage. Since 
large diode leakage is detrimental to the performance of 
devices, the combination of silicidation temperatures (RTAl 
and RTA2) should be consistent with each other. RTAl 
temperatures must be balanced with RTA2 temperatures to 
prevent deviation in the junction depths and diode leakage 
by controlling Si consumption and boron diffusion.
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Breakdown Voltages 
The diode breakdown voltages of n+ to p-well and p+ to 
n-well for various experimental splits are shown in Figures 
35 and figure 3 6  respectively. The breakdown voltages for 
the n+ diffusion to p-well and p+ diffusion to n-well diodes 
showed a decrease in breakdown voltage for splits D and G. 
This behavior correlates to processing at 480°C/700°C for 
RTA1/RTA2, and it also correlates well with the increase 
observed in diode leakage currents.
Splits D and G exhibited a shift of approximately 0.43V 
and 0.74V, respectively, for the n+ to p-well diodes and 
2.25V and 2.45V for the p+ to n-well diodes. The breakdown 
of the material is constant and can be inversely related to 
the length of the material and directly to the applied 
voltage. As in the case of the diode breakdown voltage, 
processing at 480°C for RTAl during silicidation should 
consume excess Si. Therefore, the junction is shallower 
except when the 2“*̂ RTA temperature is 900°C. The shortening 
of the junction depth is illustrated in Figure 37.
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Figure 35. Breakdown voltage of n+ to p-well diode by 
experimental split.
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Figure 36. Breakdown voltages of p+ to n-well diode by 
experimental split.
Cobalt silicide
n-well n-well
(a) <b)
Figure 37. Presumed deepening of the junctions for p-t- to n- 
well diodes (a) 480/900°C (b) 480/700°C for 1®'" and 2"^
RTA ' s .
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Thus, for the same breakdown electric field, shallower 
junctions will require lower breakdown voltages. Therefore, 
less voltage is required to breakdown the n-well region. A 
similar effect occurs for the n+/p-well diodes, except that 
the junction depth does not change much due to the shorter 
diffusion length of phosphorous (n-dopant) compared to boron 
(p-dopant) under the s i l i c i d e . T h i s  explains why the shift 
in breakdown voltages for n+/p-well diodes is smaller than 
the p+/n-well diodes. Reductions in breakdown voltages are 
undesirable. Processing regions that result in smaller 
breakdown voltages should be avoided.
The BVDSS voltages of 25x0.28|im̂  p-channel devices are 
shown in Figure 38. None of the four separate drain to 
source breakdown voltage (BVDSS) parameters measured showed 
any significant shifts from the standard processing. The 
distributions of data for each split are very wide, and no 
statistical differences were observed between the means of 
the splits. The lack of shift in BVDSS indicates that these 
parameters are unaffected within the process window 
investigated.
Sheet Resistance and Contact 
Resistance
One of the main reasons for using a silicide film is to 
improve the sheet resistance and contact resistance of the 
devices. Therefore, any improvement or degradation of the
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resistivity is very critical. The sheet resistances of n+/p+ 
diffusion areas and NPLY/PPLY lines as a function of RTAl 
temperature are shown in Figures 39, 40, 41, and 42. A 
degradation (increase) was seen in sheet resistance for 
splits processed at 420“C during RTAl (A,B,E and F ) .
However, no significant improvements from the standard were 
observed for any of the splits, including the high 
temperature splits. High sheet resistance at low RTA 
temperatures was also observed by Sohn et a l . and Maex et 
al.3
When processing at 420“C, less Si is consumed than when 
processing at 480°C for RTAl. Since less Si reacts with Co, 
less final CoSi2 results. A  thinner silicide layer formed 
during RTA2 results in an increase in sheet resistance, as 
the sheet resistance is inversely proportional to the 
thickness of the silicide.
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Figure 38. Breakdown voltages of drain to source for p- 
channel devices by experimental split.
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Figure 39. Sheet resistance of silicide on n+ diffusion 
areas v s . RTAl temperature.
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Figure 40. Sheet resistance of silicide on P+ diffusion 
areas v s . RTAl temperature.
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Figure 41. Sheet resistance of silicide on n-doped poly­
silicon (NPLY) areas vs. RTAl temperature.
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Figure 42. Sheet resistance of silicide on p-doped poly­
silicon (PPLY) areas vs. RTAl temperature.
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During the first RTA cycle in the temperature range of 
400-500°C there are three reactions taking placeur 
Co + Si —> CoSi 
2 Co + Si —>• Co2Si 
CozSi + Si —>■ 2CoSi 
The presence of these three phases of cobalt silicide was 
previously determined through X-ray diffraction data by T. 
Sukegawa et al.® The X-ray diffraction data for RTA 
temperatures of 375°C to 475°C at 25°C intervals for 30 
seconds is presented in Figure 7 in the study by T. Sukegawa 
et al.® Figure 7 shows that the phases of CoSi and CogSi are 
present within the material processed in this temperature 
range. The activation energy for these reactions can be 
determined by plotting the natural log of sheet resistance 
vs. the inverse of temperature in Kelvin. The natural log of 
n+ sheet resistance vs. the inverse of RTAl temperature is 
shown in Figure 43.
The slope of this Ln Rg vs. l/T(K) plot is equal to 
Eact/Ks, where Fact is the activation energy and Kb is 
Boltzmann's constant (Kg = 8.62E-5 eV/K). This calculation 
was performed for n+ and p+ diffusion areas and NPLY and 
PPLY lines at 700°C and 900°C for RTA2. The activation 
energies for the CoSi and Co2Si reactions are presented in 
Table 3.
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Figure 43. Natural log of n+ diffusion sheet resistance vs 
inverse of RTAl temperature for RTA2 temperatures of 700°C 
and 900°C.
Table 3. Activation energies for RTAl silicide reactions for
(n+, p-i-, NPLY rPPLY).
Parameter Slope (eV)
Rs(N+) 700 0 . 063
Rs(N+) 900 0  . 1 0 2
Rs(P+) 700 0 .157
Rs(P+) 900 0.260
Rs (PPLY) 70 0 0 . 131
Rs(PPLY) 900 0.219
Rs(NPLY) 700 0 . 070
Rs(NPLY) 90 0 0 . 126
The activation energies represent the energy required 
for the reaction between silicon and cobalt for each type of 
structure. Note that the energies for the p-doped (p+
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diffusion and PPLY) areas are higher (0.102eV, O.lSleV) than 
that of the n-doped regions (0.63eV, 0.07eV). This is 
possibly due to the interactions of the dopant species with 
the silicide reactions. More studies are needed to further 
study the effects of dopant type and concentration levels on 
cobalt silicide activation energies during RTAl.
The contact resistance of a silicided structure is 
greatly dependent on the sheet resistance of the silicide. 
Contact resistance vs. sheet resistance for n+ diffusion, p+ 
diffusion, NPLY, and PPLY structures, are presented in 
Figures 44, 45, 46, and 47. The contact resistance is 
measured on a chain of connected contacts. Therefore, the 
data is normalized by the number of contacts in the chain 
and is reported in ohms/contact.
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resistance for Ml to PPLY.
Due to the dependence of contact resistance on sheet 
resistance, the contact resistances also show degradation 
(increase) for splits processed at 420°C for RTAl. The 
contact resistance of Ml to n+ diffusion vs. RTAl 
temperature is shown in Figure 48. These results are 
consistent with the sheet resistance data of Figures 39, 40, 
41, and 42. Thus, the same model described presented for 
sheet resistance holds. Increases in sheet resistance and
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contact resistances are detrimental to high performance 
devices; therefore, RTAl temperatures should be above 42 0°C.
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Figure 48. Contact resistance of Ml to n+ diffusion 
areas v s . RTAl temperature.
Discussion
Data collected for key transistor parameters show that 
there is a good process window for a TiN capped CoSi2 
module. Only two of the four process variables (1̂  ̂ and 2““̂ 
RTA temperatures) were observed to have an effect on the
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transistor parameters. No dependence was evident for the 
cobalt strip time or for the ramp rate of the RTA. The 
effects of RTAl and RTA2 temperature on the low voltage 
transistor parameters are summarized in Table 4.
Table 4. Summary of output responses.
Transistor Parameter RTAl RTA2 Effect + / -
Diode breakdown 
voltage (N+/p-well)
480°C 700°C Decreased 
breakdown voltage
Diode breakdown 
voltage (P+/n-well)
480°C 700°C Decreased 
breakdown voltage
Saturated drain 
currents (p-channel)
900°C Increased drive 
current
LI leakage (p-channel) 900°C Increased leakage 
current
Diode leakage (N+/p- 
well)
480“C 700°C Increased 
leakage current
Effective gate length 
(p-channel)
900°C Decreased gate 
length_________
N/A
Contact resistance 420°C Increased contact 
resistance
Sheet resistance 420°C Increased sheet 
resistance
Threshold voltage (p- 
channel)
900°C Reduced threshold 
voltage___________
Using a 1̂  ̂RTA temperature of 420°C results in large 
sheet resistances and contact resistances, which is 
detrimental to device performance. Additionally, no benefits 
were observed for processing at RTAl in other low voltage 
transistor parameters. Therefore, it is recommended that 
processing temperatures should be above 420°C for RTAl.
The degradation of leakage current observed for RTA2 
temperatures of 900°C indicates that the CoSiz process needs
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to be restricted to lower processing temperatures. Threshold 
voltages were also adversely affected by processing at RTA2 
temperatures of 900°C. However, the drive currents, or 
saturated drain currents, can be improved by processing at 
900°C for RTA2. These tradeoffs must be taken into 
consideration when deteirmining process windows, although the 
improvement in Idsat is likely not worth the larger leakage 
currents and smaller threshold voltages.
The processing combination of 480°C and 700°C for the 
1̂  ̂ and 2“'̂ RTA resulted in reduced diode breakdown voltages. 
This processing region also caused undesirable increases in 
diode leakage. These negative responses indicate that RTAl 
temperatures should be kept below 480°C and RTA2 
temperatures kept above 700°C.
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CHAPTER 5
CONCLUSIONS
Summary
The improvement to device characteristics achieved by 
cobalt silicide, CoSi2 , has made silicidation prevalent in 
modern integrated circuit (IC) manufacturing. There are 
several methods available for CoSi2 processing, including 
various layer stacks and processing sequences, both of which 
can have an affect on key silicide characteristics. For 
example, a Ti cap can improve uniformity by reducing native 
oxides during silicidation, while implant-through-metal 
(ITM) sequencing can also be used to grow extremely uniform 
silicide films. This in turn improves leakage current 
characteristics and sheet resistance, thus, improving 
overall device performance.
This study investigated the process window available 
for a TiN capped cobalt silicide and focused on four 
silicide process variables: 1®*̂ RTA temperature (RTAl),
RTA ramp rate, wet etch removal time, and the 2°*̂  RTA 
temperature (RTA2). The variables were implemented at two 
levels each, high and low, and compared to the standard
85
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Motorola, Inc. process. The affects of these silicidation 
variables on low voltage transistor parameters were 
observed.
The temperatures of the two RTA steps were the only 
variables that had an effect on the low voltage parameters. 
The sheet resistance and contact resistance of silicided 
diffusion areas (n and p) and poly-silicon structures was 
strongly dependent on RTAl temperature. As RTAl temperature 
decreased to 420°C, the sheet resistance and contact 
resistance showed a corresponding increase. The high 
temperature RTAl split, 48 0°C, showed some decrease in 
resistances, but not significantly from the standard process 
of 450°C. The dependence of sheet resistance and contact 
resistance on RTAl is due to the fact that the silicide 
thickness is determined by how much cobalt and silicon react 
during this step. Therefore, the temperature controls the 
silicide thickness, which in turn is inversely related to 
the resistance of the film.
The temperature of the 2̂ ^̂  RTA step strongly influenced 
the p-type devices. Processing at the high temperature 
split, 900°C, caused a decrease in effective gate length and 
threshold voltage, while causing an increase in saturated 
drain currents and leakage currents in p-type devices. The 
decrease in effective gate length is due to the movement and 
activation of the p-dopant at high temperatures. The reduced
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gate length, causes increased saturated drain currents, 
leakage currents, and reduced threshold voltages.
The combination of non-standard RTAl and RTA2 
temperatures also had an effect on some of the transistor 
parameters. Processing at high RTAl and low RTA2 
temperatures resulted in decreased diode breakdown voltage 
and increased diode leakage currents. The high RTAl 
temperature causes a thicker silicide to be formed by 
consuming excess silicon and causing a shallower junction.
If a high temperature RTA2 step is used the p-dopant, boron, 
will diffuse and cause the junction to deepen and compensate 
for the excess consumption of silicon. For low temperature 
RTA2 processing, the junction will remain shallow resulting 
in reduced diode breakdown voltage and increased diode 
leakage.
Recommendat ions
The TiN capped PJS process studied shows that some 
consideration needs to be taken when deciding where in the 
process window to operate. Several parameters showed 
dependence on the 1®*̂ and 2“̂  ̂RTA temperatures, but no 
dependence was observed for the ramp rate and cobalt strip 
time.
Based on the data, it is recommended that processing at 
420°C should be avoided due to the increase seen in both
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sheet resistance and contact resistance of several 
structures. Processing at 900°C for the 2°^ RTA is not 
recommended because of the increases seen in junction 
leakage currents. Processing at 480°C and 700“C should be 
avoided due to the reduction seen in diode breakdown 
voltages and the increase seen in diode leakage currents.
The shift in p+ to n-well diode breakdown voltage is quite 
significant and may result in inadequate performance for 
some applications. Overall, no shifts seen in this study 
would indicate that catastrophic failures would result from 
processing in this window. The current data shows that the 
current standard process parameters are the best place to 
process within this window, but the targets can still be 
optimized.
Future studies should include an analysis of the DOE to 
determine the effects of two-way interactions. This would be 
especially useful for the cobalt strip time and the 1̂*̂ RTA 
ramp rate since no dependence was obsezrved for these two 
factors independently. The DOE analysis would also include 
desirability plots to determine the optimum processing 
conditions to achieve a desired parameter value. A surface 
response study could be used as a follow up to the DOE 
analysis to optimize the processing targets.
Transmission electron microscopy (TEM) can be used to 
view cross-sections of silicided structures. This could be
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used to verify differences in silicide thickness between 
high and low temperature RTAl splits. TEM's could also be 
used to observe junction spiking or void formation.
A similar study can be performed using a Ti cap instead 
of a TiN cap. The current literature indicates that Ti 
capping provides many benefits of TiN capping. A  Ti capped 
study could be compared to the TiN capped to determine if Ti 
would provide better leakage currents, sheet resistance, 
contact resistance, and breakdown voltages in the processing 
window.
The effects of processing sequencing (ITM/PJS/ISA) can 
be investigated with a similar study. Of particular interest 
would be the formation of junction spikes and voids. Since 
voids and spikes are formed by the presence of Si vacancies, 
processing with PJS may result in the least amount of 
spiking and void formation.
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A P P E N D IX
List of Nomenclature
1. ) Auger Electron Spectroscopy - A surface
characterization technique to study compositional 
properties of materials.
2. ) Break down voltage — The voltage required to induce a
specific current across a junction.
3. ) Contact Resistance - The resistance found between the
connection of two separate layers, such as metal layer 
contacts to poly-silicon layers.
4.) ISA - Implantation, silicidation, anneal - a silicide 
processing sequence where silicidation occurs after the 
junction implants but before the junction anneal.
5.) ITM - Implant through metal - a silicide processing 
sequence where the junction is formed by implantation 
and anneal after silicidation.
6 .) JMP software - A statistical software package 
distributed by SAS Inc.
7. ) Linewidth - The width of feature sizes including metal
lines and poly-silicon gates.
8 . ) Local Interconnects - A  routing technique that uses a
silicide process to reduce contact resistance to 
source/drain regions and poly-silicon gates. Local 
interconnects also simplify routing patterns by 
eliminating the need for an extra metal layer.
9.) Motorola Inc. Standard CMOS Backend three layer metal 
process - The standard process used by Motorola wafer 
fabrication facilities to fabricate three metal layers. 
The process uses Tungsten plugs as the via material and 
uses chemical-mechanical polish for planarization.
10.) NPLY - n-doped poly-silicon lines.
11.) OME - Oxide mediated epitaxy - silicide process that 
uses an oxide layer between silicon and cobalt.
12.) PJS - Post-junction silicidation - processing sequence 
where silicidation takes place after the junctions have 
been formed.
13.) PPLY - p-doped poly-silicon lines.
14.) Process Window - the variation allowed in process 
variables that allows for acceptable manufacturability
90
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15.) Retrograde wells - A process that uses retrograde wells 
incorporates either an n-well within a larger p-well or 
vice-versa.
16.) RTA - Rapid Thermal Anneal.
17. ) RTAl - 1̂  ̂Rapid thermal anneal step of a two step
silicide process.
18. ) RTA2 - 2° Rapid thermal anneal step of a two step
silicide process.
19.) SEM - Scanning electron Microscopy - optical metrology 
technique that involves recording electrons reflected 
from a sample.
20.) Sheet resistance - a measure of the resistance of a 
material that eliminates the aspect of dimension.
21.) SIMS - Secondary Ion Mass Spectroscopy — metrology 
technique that determines the type and amount of atoms 
in a sample.
22 -) TEM - transmission Electron Microscopy - optical 
metrology technique that involves transmitting 
electrons through a thin sample.
23.) Thermal budget - Amount of heat cycling available 
during wafer processing before fatal defects are 
formed.
24.) Threshold Voltage - Voltage required to invert the 
channel of a CMOS device.
25.) TIME - Titanium mediated epitaxy - silicide process 
that uses a titanium layer between silicon and cobalt.
26.) Trench Isolation - A well isolation technique that 
involves etching a trench between wells and back 
filling with a dielectric material.
27.) ULSI - Ultra large-scale integration.
28.) 0.25pm Process Technology - A CMOS process that has 
standard gate lengths of 0.25mm.
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